

Matching of speed (maximum delay in nanoseconds of passing of signals from inputs on outputs of the circuit) combinatorial circuits II of Altera (D<sub>A</sub>) corporation synthesized with help MAX+PLUS and at usage of method M3 of synthesis of two-level combinatorial circuits with various time of creation of output signals ZUBR (D<sub>3</sub>) for PLD of CLASSIC set

Name	L	N	P	D <sub>A</sub>	D <sub>3</sub>	D <sub>A</sub> /D <sub>3</sub>
<b>9sym</b>	9	1	87	44	44	1,00
<b>Alu4</b>	14	8	1028	270	44	6,14
<b>Apex3</b>	54	50	280	108	44	2,45
<b>Apex4</b>	9	19	438	106	44	2,41
<b>Cps</b>	24	109	654	44	44	1,00
<b>Ex1010</b>	10	10	1024	304	44	6,91
<b>Seq</b>	41	35	1459	122	44	2,77
<b>Table3</b>	14	14	175	54	44	1,23
<b>Z9sym</b>	9	1	420	272	44	6,18
<b>mid</b>						3,34