

Matching of speed (maximum delay in nanoseconds of passing of signals from inputs on outputs of the circuit) combinatorial circuits synthesized with the help of MAX+PLUS II of Altera (D<sub>A</sub>) corporation and at usage of method M2 of synthesis of single-level combinatorial circuits with usage of mounting connection of outputs PLD on OR ZUBR (D<sub>2</sub>) for PLD of CLASSIC set

<b>Name</b>	<b>L</b>	<b>N</b>	<b>P</b>	<b>D<sub>A</sub></b>	<b>D<sub>2</sub></b>	<b>D<sub>A/D<sub>2</sub></sub></b>
<b>9sym</b>	9	1	87	44	20	2,20
<b>Alu4</b>	14	8	1028	270	20	13,50
<b>Apex3</b>	54	50	280	108	22	4,91
<b>Apex4</b>	9	19	438	106	20	5,30
<b>Cps</b>	24	109	654	44	22	2,00
<b>Ex1010</b>	10	10	1024	304	20	15,20
<b>Inc</b>	7	9	34	32	20	1,60
<b>Seq</b>	41	35	1459	122	22	5,55
<b>Z9sym</b>	9	1	420	272	20	13,60
<b>mid</b>						7,10